Docket No.: 67161-103 **PATENT**

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of : Customer Number: 20277

Tadaaki YAMAUCHI : Confirmation Number:

Serial No.: : Group Art Unit:

Filed: September 18, 2003 : Examiner: Unknown

For: NON-VOLATILE SEMICONDUCTOR MEMORY DEVICE ATTAINING HIGH DATA

TRANSFER RATE

INFORMATION DISCLOSURE STATEMENT

Mail Stop IDS Commissioner for Patents P.O. Box 1450 Alexandria, VA 22313-1450

Dear Sir:

In accordance with the provisions of 37 C.F.R. 1.56, 1.97 and 1.98, the attention of the Patent and Trademark Office is hereby directed to the documents listed on the attached form PTO-1449. It is respectfully requested that the documents be expressly considered during the prosecution of this application, and that the documents be made of record therein and appear among the "References Cited" on any patent to issue therefrom.

This Information Disclosure Statement is being filed within three months of the U.S. filing date OR before the mailing date of a first Office Action on the merits. No certification or fee is required.

The relevance of each reference listed on attached Form 1449 is discussed in the present specification.

Serial No.:

Please charge any shortage in fees due in connection with the filing of this paper, including extension of time fees, to Deposit Account 500417 and please credit any excess fees to such deposit account.

Respectfully submitted,

MCDERMOTT, WILL & EMERY

Stephen A. Becker Registration No. 26,527

600 13th Street, N.W. Washington, DC 20005-3096 (202) 756-8000 SAB:tlb

Facsimile: (202) 756-8087 **Date: September 18, 2003**

INFORMATION DISCLOSURE CITATION IN AN APPLICATION						ATTY. DOCKET NO. 67161-103	D. SERIAL NO.				
						APPLICANT Tadaaki YAMAUCHI					
(PTO-1449)						FILING DATE September 18, 2003 GROU			JP		
U.S. PATENT DOCUMENTS											
EXAMINER'S Document Number Publication Date						Name of Patentee or Applicant of Cited Pages, Columns, Lines,				Mhoro	
EXAMINER'S INITIALS	CITE NO.	TE Number-Kind Code2 (if known)		Publication Date MM-DD-YYYY		Document		Cited Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		elevant	
		us									
		US									
		us									
		US									
_		us									
		us									
		US									
		US									
		US									
		US									
		US							,		
		US									
		US									
	<u> </u>	US		<u> </u>							
FOREIGN PATENT DOCUMENTS											
EXÂMINER'S INITIALS	CITE NO.	Foreign Patent Document Country Codes -Number -Kind Codes (if known)		Publication Date MM-DD-YYYY		Name of Patentee or oplicant of Cited Document	Pages, Columns, Lines Where Relevant Figures Appear		1		
,	ĺ	1		ĺ	- [[Yes	No	
			JP P2000-100186A	04/07/2000		NEC CORP			(Japan w/English Abstract)		
										L	
		L			4_		<u> </u>			<u> </u>	
	<u> </u>	L		<u></u>					L	L	
OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)											
EXAMINER'S INITIALS	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.										
	"A 1-Mbit CMOS EPROM with Enhanced Verification", Roberto Gastaldi et al., IEEE Journal of Solid-State Circuits, Vol. 23, No. 5, October 1988, pp. 1150-1156								State Circuits, Vol. 23,		
		<u> </u>									
L	<u> </u>	L									
EXAMINER						DATE CONSIDERED					

^{*}EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.